The design of interconnects on elastomers is of interest in flexible electronics. The geometric design of interconnects must take into account the electrical and mechanical aspects, along with layout area. This work discusses the impact of the geometry of stretchable interconnects on various user specifications, namely layout area, stretchability given by mechanical stiffness coefficient and speed given by electrical impedance. Analytical models have been derived and an optimization methodology is developed to help pick the best design for the given application. The analytical models are corroborated with simulations and experiments. Interconnect designs have been fabricated on a copper-viscoelastic adhesive-elastomer stack architecture, using laser toner-transfer process where the viscoelastic adhesive prevents delamination and in which the process flow is in line with conventional printed circuit board fabrication techniques.
Introduction
There exist two major approaches to the development of electronics on flexible substrates. The first approach is the fabrication of thin film transistors (TFTs) using low temperature fabrication methods [1] [2] [3] [4] and the second is the packaging of commercially available integrated circuit chips based on mainstream crystalline semiconductor technology onto flexible substrates. While TFTs on flex achieve large area integrated circuits with good device matching [5] [6] [7] , they suffer from poor performance due to low mobility and charge-trapping inherent to the semiconductor. Applications requiring integrated circuits over large areas (e.g. active matrix displays and sensors) are addressed by this approach. The second approach promises high performance electronics but faces challenges related to packaging. Applications that do not require large area integrated circuits but instead require high performance electronics such as high-speed data conversion, signal processing and wireless communication (e.g. wearable electronics, wearable health-care devices, etc [8] [9] [10] [11] [12] [13] ) are better addressed by this approach.
A major challenge for packaging c-Si dies on elastomers is the interconnect. If a planar elastomeric substrate with interconnect routes is to be bent in two directions simultaneously, stretching must be involved. This is due to the fundamental limit that metallic surfaces with zero Gaussian curvature cannot be morphed onto an object/surface with non-zero Gaussian curvature by mere bending i.e. without stretching or tearing (Theorema Egregium). While the elastomer with its low modulus of elasticity would stretch easily, the metal with a higher modulus of elasticity must depend on geometry and design for easy stretchability [14] [15] [16] [17] .
Therefore, there has been significant effort towards the realization of stretchable interconnects on elastomers. One report described the fabrication of stretchable interconnects using e-beam evaporation of metal on a steam-etched porous polydimethyl siloxane (PDMS) elastomer [18] . Out-of-plane buckled metallization on a pre-strained elastomer also achieves this purpose [19, 20] . However, these approaches require expensive clean-room infrastructure for fabrication. Another approach investigated electroless metallization of PDMS substrate [21] . A micro-contact printing method to embed conductive elastomeric patterns on a bulk, non-conductive elastomeric substrate is discussed in [22] . But here, there is a significant variation in the resistance value, as a function of applied strain. Other techniques such as metallization by reduction of graphene oxide films on PDMS [23] , use of thin silicon ribbons [24] , etc have also been studied.
One of the most straight-forward techniques has been the use of in-plane meandered interconnects to enable in-plane stretching [25] [26] [27] [28] [29] [30] . The use of a meandered interconnect results in effectively lowering the spring constant of the interconnect thereby permitting greater stretchability where various methods, materials and techniques to fabricate such interconnects have been reported. From the user's perspective, there are three basic design parameters, namely, stretchability, speed and layout area. While the use of meandered interconnects results in greater stretchability, it uses a larger layout area and has a larger impedance (particularly at high frequencies). Therefore there exists a lot of room for optimizing the geometry of the interconnect for various applications. This optimization must take into account, the mechanical and electrical properties of the interconnect along with the layout area.
The primary contribution of this paper is to quantitatively describe three performance parameters for a meandered interconnect bus, namely the stiffness coefficient which is the mechanical property defining stretchability, the complex impedance which is the electrical property defining the current carrying capacity and frequency response, and finally the geometric layout area and to further develop the methodology for optimization. All theoretical models are corroborated with experiments and simulations. The second contribution of this paper is in describing the usefulness of developing interconnects with a copper-viscoelastic adhesive-substrate cross-section. The use of a viscoelastic adhesive between the metal and elastomer helps to maintain the mechanical integrity of the interconnect subject to extreme in-plane and out-of plane forces by preventing delamination. Moreover, the use of copper for the metal layer not only permits conventional fabrication techniques for route development, but also permits high-speed electronics as compared to routes designed with metal-inks, sintered nanoparticles, etc [31] . The subsequent sections develop models describing the mechanical stiffness coefficient, layout area and electrical impedance for a general meandered interconnect followed by experimental verification.
Mechanical properties: response to inplane-forces
In order to make the copper layer stretchable in the presence of in-plane forces, a straight interconnect ( figure 1(a) ) is replaced by a curved beam ( figure 1(b) ) with radius of curvature of bend r c , width w, thickness h, length of the bent segment l b , length of the straight segment l t and bend angle α. The curved interconnect permits a moment about the bend thereby reducing the stiffness coefficient. 
If the interconnect were not bent, the stiffness coefficient would have been much higher and equal to
Upon stretching, the stress profile for a straight interconnect is uniform across the cross-section. On the other hand, the stress profile for the curved interconnect varies hyperbolically in the cross-section with the maximum stress occuring at the inner edge of the bend ( figure 1(c) ). When the curved interconnect of figure 1 The maximum stretchability of the interconnect is limited and defined by when s max reaches the fracture stress. If The analytical models are compared with finite element simulations in
By arranging a sequence of such curved beams, it is possible to construct a unit meandered interconnect segment as shown in figure 1(b) . A complete interconnect route having n such segments would have an effective stiffness in the x-direction to be
. From a design perspective, the amount of strain required (or alternatively the displacement d x ) forms the user specification.
Layout area and packing
An important constraint with regards to the design of interconnects for high density circuits is the packing density. The packing density of the meandered interconnect of figure 1(b) is lower than that of a straight interconnect. The stretchable interconnect segment of figure 1(b) has an effective length L s and breadth H s , where t r is the effective overlap length for geometries with a p > 2 due to retracing of path within the interconnect. The area occupied by the rectangle enclosing the interconnect is H L s s and the path length of the interconnect segment is
. Interconnects of any length can be designed using a series of n such segments.
A fundamental constraint with regards to packing architectures is the non-overlap condition as illustrated by figure 2(a). If S x and S y are the spacing lengths between two adjacent interconnect segments, the criteria ensures that 
. Best packing involves minimizing S x and S y subject to the non-overlap constraint. Good packing can be achieved if ( ) l l r , , t b c can be varied between adjacent segments. Without such flexibility, interconnects with a p < 2 can be packed more efficiently.
For packing an N-bit wide meandered bus ( figure 2(c) ) on the elastomer within a rectangular area of length D x and breadth D y , the design equations will be:~(
Here, D x , D y and N form the user specifications.
Electrical properties: interconnect impedance
The resistance of a unit meandered interconnect segment would be r ( ) Z L wh 6 R p with ρ being the resistivity of the copper used. A stretchable route with n meandered interconnect segments would connect two points separated by a distance L 0 . The total path length of such a route would be
The total resistance of the route containing n meandered segments is
The overlap capacitance of a unit meandered interconnect segment with respect to the ground plane can be given by: 
where  s and t s represent permittivity and thickness of the PDMS substrate respectively. The fringing component of this capacitance can be modeled by the expression:
Hence, the total capacitance with respect to the ground plane for a unit meandered interconnect segment is:
, . The capacitance of a meandered interconnect with n-segments would be:
In addition to this, cross-over capacitances also exist due to meandered routes running parallel in the interconnect plane, as seen in the bus topology of figure 2(c). The total cross-over capacitance for such a bus-architecture is a very complex function of the geometry. Though it is hard to compute the total in-plane cross-over capacitance Z C,cr for a generic meandered bus, it is possible to derive approximate expressions for particular cases. We consider two cases, , the in-plane crossover capacitance Z C,cr is: Here, a ( ) F is a function of the meander angle of the geometry. Highly meandered routes would have significant mutual inductance effects influencing the total inductance (supplementary section) [32] . The total inductance of the route containing n meandered segments is much harder to analytically compute for a generic case. However, the inductance can be imagined to lie between two bounds defined by the 'meanderness' of the interconnect. The term 'meanderness' is analytically defined in the subsequent section and it can be shown that the interconnect geometry of figure 2(b) has the maximum meanderness while a simple straight interconnect corresponds to minimum meanderness. Therefore, the inductance of an interconnect using n meandered segments of figure 1(b) , connecting two points separated by a distance L 0 , is Z L n , , with: where
is the effective mutual inductance.
Finite element simulations of the meandered geometries were performed using the Agilent ADS tool with the frequency varied from 100 MHz onward. The dependence of the peak impedance, Z max , on the geometric parameters a
was observed to be as described in figure 3 . It was seen that Z max was strongly dependent on α and rapidly increased for a p > 2. Z max also varied inversely with w as expected. Increasing the number of meander segments ( ) n significantly increased the impedance due to presence of additional mutual inductances between successive meander segments.
Design optimization
A bus of straight interconnects uses minimum layout area and has minimum impedance while offering little stretchability due to the high stiffness coefficient. On the other hand, an interconnect with the meandered geometry of figure 1(b) offers stretchability at the cost of increased layout area and impedance. Of the different possible meandered geometries by variations in α, r c , l t , l b and n, we attempt to develop a figure of merit to help pick the best design for a given application. Although it is difficult to develop a single mathematical function that can capture both meanderness and other physical properties simultaneously, the path length of a route is a particularly useful function. Although geometrically different routes could have the same path length, the use of path length as a metric is valid for all α and strongly determines the impedance of the route.
We therefore define a parameter M called the measure of meanderness as the difference between the path length, L p , of a route between two points and the path length, L 0 , of the straight line joining these points. A route composed of n segments of figure 1(b) would have
. Consider the condition that the interconnect must lie in a bounding box of height H 0 and length defined by the distance between the two points to be routed, i.e. L 0 . We find M reaching a minimum of M=0 when the route is a straight interconnect joining the . All interconnect geometries in this box will have an M bound by these limits. Figure 4 (a) depicts an intuitive picture of variations in strain function, impedance, layout area, etc with respect to measure of meanderness. Table 1 lists the limiting values for different geometric parameters, which lead to a minimization/ maximization of these functions. The trade-offs are thus evident, which poses a requirement for optimization.
Methodology for constrained optimization
From a user's perspective, layout area, bus width (N), impedance and strain form the specifications. The designer needs to ensure that the maximum stress s max is pinned at, say, less than 75% of the fracture stress value (s cu ). The goal of the designer is to find the parameter set ( a l l r n , , , ,
) such that the meanderness function M takes a minimum value, where all the above-mentioned constraints are still met. This poses a constrained minimization problem ( figure 4(b) ), and there can be more than one parameter set which satisfies this problem. The nature of this design problem is highly nonlinear, and the solution/solutions will depend on the type and number of constraints taken into account at a time.
Consider that the constraints take the following values: The layout packing constraints are ( D l l , , 
, , u u are the user inputs for design. Given these constraint functions, in order to find out the geometry with a minimum measure of meanderness, the following constrained minimization problem can be formulated: methodology [33] , where g g g g , , , 1 2 3 4 are KKT co-efficients.
Example 1
As an example to the above optimization problem, let us consider to minimize the meanderness for the interconnect design, subject to given area constraints, D x and D y . For a given 5 bit meandered bus, assume D x = 10units and D y = 4 units. For simplicity, let l t = 0, a =  60 and S y = H s for the design. w and h are design constants. By calculating the function values with simpler approximations, this minimization problem can be written as: Applying KKT methodology, the following equations pose the conditions for objective function to take-up a minimum value:
Solving this constrained minimization problem using a MATLAB routine gives l b = 0.404, r c = 0, n=8 as a possible design solution. 
Example 2
As another example, consider minimizing measure of meanderness, subject to the impedance constraint. Let the user specification be maximum allowable inductance, given by Z u = 50 units. Assuming l t = 0 and a =  60 for design, the problem can be formulated as: By performing constrained minimization, we can find that l b = 1, r c = 0.25, n=4 forms a possible solution set.
6. Experiments
Interconnect fabrication
The interconnects were fabricated using a copperviscoelastic adhesive stack containing a copper plane with 15 um copper film bonded to a copolymeric acrylic adhesive. This structure was obtained by using a commercially available copper tape (3M Copper Foil Shielding Tape 1181). The fabrication process flow is shown in figure 5 . The layout pattern of stretchable interconnects was first transferred onto the copper side of the stack, by a conventional laser toner-transfer technique [34] . As per the method, the layout pattern of stretchable interconnects was initially printed onto a commercially available glossy paper (Oddy A4 universal photo paper) using a commercially available laser printer (HP LaserJet M1136 MFP).
The toner was transfered from the glossy paper to the copper by applying heat. In this process, a hot aluminium plate was heated upto 150°C. The glossy sheet containing layout patterns of toner was then sandwiched between this heated aluminium plate and the copper foil, with the printed side of glossy sheet facing the copper foil. The hot aluminium plate was gently pressed from the top until all the toner ink marking the layout patterns was completely transferred onto the copper side of the tape. An image of the patterned toner is shown in figure 5 .
The patterned stack of toner patterned copper-viscoelastic adhesive was then inverted and placed on a glass plate with the adhesive facing up. PDMS elastomer (Sylgard 184: Dow Corning) of ratio 10:1 was molded on top of this adhesive. After curing, the copper side of the toner patterned copper-adhesive-PDMS stack was exposed to a ferric chloride etch, that etched out the copper in areas not protected by the toner pattern. An etching solution containing 8 g of ferric chloride in 750 ml of water maintained at 80°C was used. The etchant was taken in an etching container within which the copper-etch was performed for 20 min. The patterned toner protected the copper below it from etch while the exposed copper was etched away. After the etch, the toner ink was removed using acetone to leave behind patterned copper interconnects with a copper-viscoelastic adhesive-PDMS cross-section. A conformal sheet with discrete light emitting diodes fabricated through this process flow is also shown in figure 5 .
During compression, the differential strain of the elastomer and the interconnect would effectively result in the interconnect attempting to slip and delaminate from the elastomer surface. The viscoelastic adhesive restrains delamination due to the presence of out-of-plane forces, thereby bringing structural integrity to the copper on PDMS architecture ( figure 6(a) ). In the presence of an out-ofplane force, the viscoelastic adhesive forms a capillary bridge. This bridge experiences a stress defined by the sum of the Hencky strain rate and the ratio of the surface tension to bridge radius. The viscoelastic adhesive can be modeled by the standard linear solid model, as shown in figure 6(b) [35] . Here, E a1 and E a2 are the moduli of elasticity and h a is the effective viscosity. The property of the viscoelastic adhesive was characterized by subjecting the copperviscoelastic adhesive-PDMS stack to a step input in strain, while continuously measuring the stress ( figure 6(c) ). In corroboration with the standard linear solid model, the adhesive showed an h E a a 2 ratio of 0.022 s −1 defining the stress-relaxation time constant. This estimate determines the rate of mechanical strain that the copper on PDMS architecture can withstand.
Experimental qantification of electrical and mechanical performances
The interconnect routes patterned using n=3 sequences of the geometry of figure 1(b) were subjected to mechanical and electrical characterization at room temperature. Figure 7 (a) shows the forcedisplacement curves, where the interconnects were subjected to uni-axial tension using a universal testing machine (UTM). Different designs, as shown in the micrographs, were tested, where the total interconnect length was kept constant at = L 75 mm 0 . The interconnect width used was 400 um and the thickness of the meander was 15 um. It can be verified from the results that interconnects with a higher meander angle a ( ) had a lower stiffness coefficient (k x ). Of the three geometries shown in figure 7(a) , interconnect with a =  = r 135 , 0 c exhibited the least stiffness. In general, interconnect fracture occurred at about 20%-30% strain.
The DC resistance was measured using a Keithley measurement unit, while subjecting the samples to uni-axial stretching using the UTM. The resistance of the interconnects subjected to bending was also measured, by wrapping the samples around cylinders of different radii. For bending experiments, interconnects were subjected to both tension and compression. The DC resistance of the interconnects did not vary significantly with axial stretching and bending, as seen from figure 7(b) . This is expected since L p does not vary with stretching. The DC resistance of the geometries scaled with an increase in L p . An equivalent straight interconnect of the same length had a DC resistance of 85 mΩ.
The Bode-plot was obtained by measuring the frequency response of the interconnects with an impedance analyzer. The micrograph in figure 7(d) shows the geometry used for impedance characterization elastomeric substrates, so as to enable the packaging of c-Si based integrated circuits for high-speed flexible electronic systems. A process flow based on laser toner-transfer technique was proposed for the fabrication of stretchable interconnects on a copper-viscoelastic adhesive-PDMS stack architecture. The impact of viscoelastic adhesive in maintaining the mechanical integrity of the stack architecture was experimentally quantified. The major advantage of this process flow is that it remains close to conventional printed circuit board fabrication techniques.
With regards to the properties it was found that interconnect geometries with a p > 2 exhibited lower stiffness and higher impedance compared to ones with a p < 2. Higher values of α resulted in a lower stiffness coefficient, but led to a significant increase in the interconnect impedance. The stress profile for the curved beam varied hyperbolically in the cross-section, while the maximum stress was found to vary inversely with r c . From the mechanics perspective, this maximum stress accumulation within the meandered beam was considered as a constraint, and its value was designed to be held below 75% of the fracture stress. For N-bit wide meandered buses, the packing density was affected due to a significant increase in the layout area. The bus impedance also increased due to the presence of additional overlap capacitances and mutual inductances. To trade-off all these parameters and choose the optimum geometry, a mathematical optimization function was developed based on the measure of meanderness of the interconnect bus. This approach suffers from a few limitations. The minimum possible interconnect width achievable using this process is limited by the resolution with which the toner can be patterned uniformly on the copper plane. Secondly, the maximum layout size possible for interconnect fabrication is limited by the toner-transfer technique. Future research interests include investigations on improving the reliability of contacts to integrated circuits on elastomers. Integration of sensors and actuators into this platform shall lead to further research in building high-speed systems on elastomers.
